

ABSTRACT OF THE DISCLOSURE

An instruction decode mechanism enables an instruction to control data flow by-passing hardware within a pipelined processor of a programmable processing engine.

The control mechanism is defined by an instruction set of the processor as a unique reg-

- 5 ister decode value that specifies either source operand bypassing (via a source bypass operand) or result bypassing (via a result bypass operand) from a previous instruction executing in pipeline stages of the processor. The source bypass operand allows source operand data to be shared among the parallel execution units of the pipelined processor, whereas the result bypass operand explicitly controls data flow within a pipeline of the
- 10 processor through the use of result bypassing hardware of the processor. The instruction decode control mechanism essentially allows an instruction to directly identify a pipeline stage register for use as its source operand.